We design and fabricate an ultrahigh coupling efficiency (CE) fully etched apodized grating coupler on the siliconon-insulator (SOI) platform using subwavelength photonic crystals and bonded aluminum mirror. Fabrication error sensitivity and coupling angle dependence are experimentally investigated. A record ultrahigh CE of −0.58 dB with a 3 dB bandwidth of 71 nm and low back reflection are demonstrated.
Grating couplers are attractive thanks to their ability to directly couple light from nanowire waveguides to standard single-mode fibers (SSMFs). The biggest advantage of grating couplers is the large alignment tolerance and absence of need for chip cleaving, making wafer-scale testing possible. Traditional grating couplers are uniform and are shallowly etched in order to introduce a proper scattering strength [1] [2] [3] [4] [5] [6] [7] [8] . However, their coupling efficiency (CE) is sensitive to both the etching depth and slot width [1] . Moreover, the CE of such uniform shallowly etched grating couplers is limited not only by power leakage to the substrate, but also by the intrinsic mode mismatch between the gratings and SSMFs. For applications where only fully etched silicon waveguides are present on a photonic-integrated circuit, such as multimode multiplexers [9] or multicore fiber couplers [10] , fully etched grating couplers are preferred [11] [12] [13] [14] [15] [16] in order to simplify the fabrication process. Table 1 summarizes the performances of state-of-theart fully etched and shallowly etched grating couplers that have been demonstrated over the past few years. The highest CE of −0.62 dB was demonstrated for a shallowly etched grating coupler with an aluminum (Al) mirror, which was realized by etching through the silicon substrate followed by Al deposition [8] . However, the optimum thickness of the lower cladding (i.e. buried oxide (BOX) layer), which is critical for maximizing the CE, might not correspond to that of commercial silicon-oninsulator (SOI) wafers.
In this Letter, we demonstrate an ultrahigh CE fully etched apodized grating coupler on the silicon-oninsulator (SOI) platform using subwavelength photonic crystals (PhCs), an Al mirror, and adhesive bonding to a silicon wafer. With optimum upper and lower SiO 2 cladding thicknesses, −0.58 dB CE with a wide 3 dB bandwidth of 71 nm are achieved. Such CE is, to the best of our knowledge, the highest ever reported for grating couplers.
The proposed grating coupler is based on flip-chip bonding of a silica-clad fully etched silicon PhC grating coupler on a silicon carrier wafer, as schematically depicted in Fig. 1 . The thickness of the top silicon-device layer is 250 nm. Artificial materials are introduced for the scattering units, with refractive indices n i and lengths of scattering units l i changed along the grating [11] . SiO 2 is used as upper and lower cladding material with thicknesses of h u and h d , respectively. A 100 nm Al mirror is introduced below the lower cladding. Another layer of SiO 2 is introduced beneath the Al mirror and is bonded to the silicon carrier wafer using a benzocyclobutene (BCB) layer. The coupling angle θ is designed to be 15°. In the design, the width d i of the artificial material slots is fixed to be d 0 345 nm.
The coupling wavelength λ of the grating unit is given by λ l i n eff;i l i ; n i − n up sin θ;
(
where n up is the refractive index of the uppermost cladding (air). n eff;i is the effective refractive index of the scattering unit, which is determined by l i and n i . The light scatters with a power leakage factor 2α i when it propagates through each scattering unit [11] . By jointly optimizing n i and l i , one can tune 2α i while maintaining the scattering angle of 15°at 1550 nm. In order to obtain a Gaussian output profile Gz with beam diameter of 10.4 μm, corresponding to that of an SSMF, the powerleakage factor distribution 2αz should satisfy [6, 11] :
Figure 2(a) shows the designed distributions of n i and l i of the grating coupler. PhCs with a triangular lattice with lattice constant of 2d 0 ∕3 can be used for the artificial material slots [11, 12] , and the hole size D hole can be determined by the effective index approximation [11] . According to the effective index approximation, the optimized hole size of the designed grating coupler has a feature size D hole;min of 70 nm. Considering that such a dimension is beyond the capability of some fabrication methods such as conventional deep ultraviolet (DUV) lithography, alternative optimum designs restricting D hole;min to 100 nm and 150 nm are also shown in Fig. 2(a) . The CE of the transverse electric (TE) mode is then investigated by a twodimensional (2D) eigenmode-expansion method (EME) as a function of h d with h u set to 1000 nm, as shown in Fig. 2(b) . The CE depends periodically on h d , and reaches a local maximum at h d 1600 nm. With h d 1600 nm, the CE is further calculated by changing h u . One can find that the CE is moderately influenced by the value of h u , and can reach its maximum when h u 1000 nm. With h d 1600 nm and h u 1000 nm, the CE is then calculated as a function of wavelength for the original design with D hole;min 70 nm, as well as for the designs with restricted D hole;min of 100 nm and 150 nm, as shown in Fig. 3 . A highest CE of −0.43 dB (corresponding to 91%) is predicted for the original design at 1560 nm, with a 3 dB bandwidth of 76 nm. In addition, the 100 nm feature size design shows negligible CE degradation and the 150 nm design exhibits only 0.4 dB CE degradation, indicating that our design is compatible with most fabrication methods. Considering that the scattering cell length l i changes along the grating coupler, which is different from the case of uniform grating couplers, it is important to investigate the coupling-angle dependence. As shown in Fig. 3 , a 2°coupling-angle change results in an 18 nm peak coupling wavelength shift, which is slightly smaller than previous demonstrations [8] . In addition, the peak CE does not degrade as the coupling angle is changed.
In order to validate our design, the device was fabricated on a commercial SOI sample with top silicon thickness of 250 nm and BOX layer thickness of 3 μm. A single step of standard SOI processing, including e-beam lithography and inductively coupled plasma (ICP) etching, was first used to fabricate the grating coupler and silicon nanowire waveguide simultaneously. An 800 nm thick layer of SiO 2 was then deposited on top of the grating coupler. Considering the surface is not flat after SiO 2 deposition, another 800 nm borophosphosilicate glass (BPSG) was deposited and annealed at 950°C for 30 minutes in nitrogen, giving a planarity across the grating region better than 100 nm. Afterward, 100 nm Al was deposited on top of the BPSG, followed by another 1 μm SiO 2 deposition. Then, about 2 μm BCB was spun on both the sample and silicon-carrier wafer. The sample was then flip-bonded on the silicon carrier wafer and thermally cured in an oven. The substrate of the chip was then removed by ICP fast etching stopping on the BOX layer. Finally, the BOX layer was thinned to 1 μm by buffered hydrofluoric acid (BHF) etching.
Figures 4(a) and 4(b) show details of the fabricated device. In order to test the CE, two identical grating couplers were fabricated, with a 700 μm long single-mode straight waveguide introduced in between. The waveguide width was tapered from 12 μm for the grating couplers to 450 nm for the single-mode waveguide with 500 μm tapering length. The CE was obtained by η 0 − η s ∕2, where η 0 is the grating-to-grating transmission and η s is the loss of the single-mode silicon waveguide, with propagation loss of 2 dB∕cm measured by the cut-back method. Figure 4 (c) shows the measured CE as a function of wavelength for the designed grating coupler with the bonded Al mirror. The CE for the same grating coupler fabricated on the same type of SOI wafer but without Al mirror is also shown. A significant improvement provided by the bonded mirror is confirmed. The tolerance to fabrication error was investigated by changing the size of all the holes. A diameter change of the holes dD hole of 8 nm resulted in a peak coupling wavelength shift of only 23 nm without peak CE degradation. Such coupling wavelength shift could be compensated by adjusting the coupling angle. The slight peak coupling wavelength deviation compared to the simulations is believed to be due to fabrication error, e.g., the hole size error and top silicon thickness error of the SOI sample.
The CE of the fabricated grating coupler was further characterized by changing the coupling angle, as shown in Fig. 5 . One can find that a 2°coupling angle change results in an 18 nm peak coupling wavelength shift, which agrees well with the simulation. In addition, the highest CE of only −0.58 dB with 3 dB bandwidth of 71 nm was obtained at a coupling angle of 13°. The back reflection of the grating coupler was extracted from the contrast of the Fabry-Perot (FP) fringes of the fiber-to-fiber transmission spectrum, and is lower than 1.4% at the peak coupling wavelength, which is comparable to previous demonstrations [12] [13] [14] [15] [16] .
In summary, we have designed and demonstrated a fully etched fiber-to-chip grating coupler using subwavelength PhCs and bonded Al mirror. A record-high CE of −0.58 dB with 3 dB bandwidth of 71 nm and low back reflection were demonstrated. In the present work, the use of BCB is not compatible with conventional CMOS processes, and it also may influence the thermal performance. However, thermocompression bonding using aluminum [17] , which is a CMOS-compatible process, can be used to solve the heat-sinking problem as well as to simplify the fabrication process. In addition, the Al mirror could be introduced during the fabrication of the SOI wafers, which would also simplify the fabrication process.
